

联想 ASUS Acer msi 微软平板交换主板 微信  
yangyang51241

# Compal Confidential

Intel MB Schematic Document

2019 OMEN 17.3" Santorini

FPC72 LA-H492PR01

Date : 2018/09/28

Version: v0.1

(Modified&Ref from: 01."DPF50\_LA-F842PR1A\_201800411(PPAV)")  
02.GPU:"DPF50\_LA-F863PR01\_180723(PPAV)"  
03.GPU reference:"EH78F\_LA-G161PR01\_0810")



15.6": FPC54 LA-H481PR(N17)  
LA-H482P(N18)  
17" : FPC72 LA-H491P(N17)  
FPC72 LA-H492P(N18)

15" to 17" different:  
01. Add SSD#2  
02. Combo HP Jack to separated MIC jack  
03. J16MM2 to STD. revision.  
04. Screw Location  
05. BATT from SMT to DIP  
06. ACIN CONN  
07. GPU Core from 6phase to 4phase

联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/09/07	Deciphered Date	2020/09/07	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom	FPC72 LA-H492P
				Date	Friday, September 28, 2018
				Sheet	1 of 100

N18E-G3: TGP: 150 W / TDP: 120 W / Memory TDP: 17 W  
N18E-G3 MAX Q: TGP: 150 W / TDP: 120 W / Memory TDP: 17 W  
N18E-G3 MAX Q: TGP: 150 W / TDP: 120 W / Memory TDP: 17 W  
N18E-G3 MAX Q: TGP: 150 W / TDP: 120 W / Memory TDP: 17 W  
N18E-G3 MAX Q: TGP: 150 W / TDP: 120 W / Memory TDP: 17 W  
N18E-G3 MAX Q: TGP: 150 W / TDP: 120 W / Memory TDP: 17 W



Board ID Table for AD channel

Vcc	3.3V +/- 1%				
Ra	100K +/- 1%				
Board ID / PCB Revision	Rb	V <sub>AD_BTD_min</sub>	V <sub>AD_BTD_TYP</sub>	V <sub>AD_BTD_Max</sub>	EC AD3
0 -> 0.1	33K +/- 1%	0.807 V	0.819 V	0.831 V	0x3B - 0x45
1 -> 0.2	43K +/- 1%	0.978 V	0.992 V	1.006 V	0x46 - 0x54
2 -> 0.3	56K +/- 1%	1.169 V	1.185 V	1.200 V	0x55 - 0x64
3 -> 0.4	75K +/- 1%	1.398 V	1.414 V	1.430 V	0x65 - 0x76
4 -> 0.5					
5 -> 0.6					
6 -> 0.7					
7 -> 0.8					
8 -> 0.9					
9 -> 1.0					
10 -> 1.1					
11 -> 1.2					
12 -> 1.3					
13 -> 1.4					
14 -> 1.5					
15 -> 1.6					
16 -> 1.7					
17 -> 1.8					
18 -> 1.9					
19 -> 2.0					

BOM Structure Table (1/2)

Function	Stuff	Un-Stuff
CFL-H SKU	CFL_H@	
DGPU SKU	DIS@	
VRAM STRAP/3G	3G@	
VRAM STRAP/6G	6G@	
UMA	UMA@	
DIS	DIS@	
eSPI I/F	ESPI@	LPC@
TPM 9665	9665@	@9665@
TPM 9670	9670@	@9670@
CNVI	CNVI@	@CNVI@
EMI Components	EMI@	@EMI@
	VGAEMI@	
ESD Components	ESD@	@ESD@
RF Components	RF@	@RF@
XDP	XDP@	
ME Connector	CONN@	
STANDOFF	STD@	
For Signal Test	MP@	
VGA POWER SKU	VGA@	

联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

HSIO Port Table (PCH)

HSIO Port	Capable	USB3.0	PCIE	SATA	Device	PCIE CLK&CLKREQ	NOTE
0	USB3.1_1 Gen1/Gen2	1			USB3.1 Port 1		
1	USB3.1_2 Gen1/Gen2	2			USB3.1 Port 2		
2	USB3.1_3 Gen1/Gen2	3			USB3.1 Port 3		
3	USB3.1_4 Gen1/Gen2	4			USB Type-C Port		TBT
4	USB3.1_5 Gen1	5					
5	USB3.1_6 Gen1	6					
6	USB3.1_7 Gen1	7					
7	USB3.1_8 Gen1	8					
8	HM370 disable						
9	HM370 disable						
10	/ GbE						
11	HM370 disable						
12	HM370 disable						
13	HM370 disable						
14	PCIE_9 / GbE		9				
15	PCIE_10		10				
16	PCIE_11 / SATA_0A		11	0	SSD-1	CLK2 & CLKREQ#2	
17	PCIE_12 / GbE / SATA_1A		12	1			
18	PCIE_13 / GbE / SATA_0B		13	0	HDD		
19	PCIE_14 / SATA_1B		14	1	Ethernet	CLK5 & CLKREQ#5	
20	PCIE_15		15		Card Reader	CLK3 & CLKREQ#3	
21	PCIE_16		16		WLAN	CLK1 & CLKREQ#1	
22	PCIE_17 / SATA_4		17	4			
23	PCIE_18 / SATA_5		18	5	Thunderbolt	CLK0 & CLKREQ#0	
24	PCIE_19		19				
25	PCIE_20		20				
26	PCIE_21		21				
27	PCIE_22		22				
28	PCIE_23		23				
29	PCIE_24		24		SSD-2 or Optane	CLK6 & CLKREQ#6	

Load BOM Option Table

BOM Number	Load BOM Option
431AAN32L01	3G@/XDP@/N17E_G1@/MP@/LPC@/DIS@/CNVI@/QNCT@/PCH@/DAX@/EMI@/ESD@/S3G@/H3G@
431AAN32L02	3G@/XDP@/N17E_G1@/MP@/LPC@/DIS@/CNVI@/QNVH@/PCH@/DAX@/EMI@/ESD@/S3G@/H3G@

HSIO Port Table (CPU)

HSIO Port	Device	PCIE CLK&CLKREQ	HPD
PEG	DGPU (DIS)	CLK4 & CLKREQ#4	
DDI1	---		
DDI2	---		
DDI3	---		
eDP	---		PCH_EDP_HP D_R

Power State

STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
S0 (Full ON)		HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)		LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	ON	OFF	OFF	OFF

USB2.0 Port Table

USB2	Function
1	USB3.1 Port 1
2	USB3.1 Port 2
3	USB3.1 Port 3
4	USB3.1 Type-C Port
5	
6	Camera/IR Camera
7	
8	
9	
10	
11	
12	
13	
14	WLAN+BT Module

GPU IFPx Table

Port	Function
A	mDP
B	--
C	HDMI 2.0
D	eDP
E	DP source to TBT
F	--

PCH SMBUS Address Table

PCH_SMBUS Net Name	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
PCH_SMBCLK PCH_SMBDATA	+3V_PCH_PRIM	JDIMM1	0X50	0XA0	0XA1
		JDIMM2	0X52	0XA4	0XA5
		TOUCH PAD			
PCH_SML0CLK PCH_SML0DATA	+3V_PCH_PRIM	NA			
PCH_SML1CLK PCH_SML1DATA	+3V_PCH_PRIM	EC	TBC	TBC	TBC
		GPU	0x4F	0X9E	0X9F

EC SMBUS Address Table

EC_SMBUS Port	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
SMBUS Port1	+3V_SMBUS	BAT	0x16	TBC	TBC
		CHGR	0x09	0x12	0x13
		G-Sensor	0x29	0x52	0x53
SMBUS Port2	+3VL	PCH	TBC		
		GPU	0x4F	0X9E	0X9F
		THERMAL	0x48	0X90	0x91
		PD (Default)	0x38	0X70	0x71
		Type-C MUX	0x10	0X20	0x21
			0x11	0X22	0x23


I2C Address Table

I2C Port	Power Rail	Device	Address (7 bit)	Address (8bit)	
				Write	Read
I2C_0_SCL I2C_0_SDA	+3V_PCH_PRIM				
I2C_1_SCL I2C_1_SDA	+3VS				

Voltage Rails

Power Plane	Description	S0	S0ix	S3	S4/S5	DS3
VIN	Adapter power supply	N/A	N/A	N/A	N/A	N/A
BATT+	Battery power supply	N/A	N/A	N/A	N/A	N/A
+19VB	AC or battery power rail for power circuit	N/A	N/A	N/A	N/A	N/A
+VCC_CORE	Core voltage for CPU	ON	OFF	OFF	OFF	OFF
+VCC_SA	System Agent voltage Supply	ON	OFF	OFF	OFF	OFF
+VCC_GT/+VCC_GTX	Sliced graphics power rail	ON	OFF	OFF	OFF	OFF
+0.6VS_VTT	DDR +0.6VS power rail for DDR terminator	ON	OFF	OFF	OFF	OFF
+VCC_EOPIO/+VCC_EDRAM	Processor EOPIO/EDRAM supply	ON	OFF	OFF	OFF	OFF
+1.05VALW	System +1.0V power rail	ON	ON	ON	ON*	OFF
+0.95VS_VCCIO	+1.0VS IO power rail	ON	ON	OFF	OFF	OFF
+1.05V_VCCMPHY	+1.0V power for PCH MODPHY rails	ON/OFF	ON/OFF	ON/OFF	ON/OFF	OFF
+0.95VS_DGPU	+0.95VS power rail for GPU	ON	OFF	OFF	OFF	OFF
+1.2V_VDDQ	DDR4 +1.2V power rail	ON	ON	ON	OFF	ON
+1.5VS_MEM GFX	+1.5VS power rail for GPU/VRAM	ON	OFF	OFF	OFF	OFF
+1.8VALW	System +1.8V power rail	ON	ON	ON	ON*	OFF
+1.8VS	System +1.8VS power rail	ON	ON	OFF	OFF	OFF
+1.8VGS	+1.8VS power rail for GPU	ON	OFF	OFF	OFF	OFF
+2.5V	DDR4 +2.5Vpp power rail	ON	ON	ON	OFF	ON
+3VALW	System +3VALW always on power rail	ON	ON	ON	ON*	ON
+3VALW	+3VALW power for PCH suspend rails	ON	ON	ON	ON*	ON
+3VALW_DSW	+3VALW power for PCH DSW rails	ON	ON	ON	ON*	ON
+3VLP	+19VB to +3VLP power rail for suspend power	ON	ON	ON	ON	ON
+3VS	System +3VS power rail	ON	ON	OFF	OFF	OFF
+3VGS	+3VS power rail for GPU	ON	OFF	OFF	OFF	OFF
+5VALW	System +5VALW power rail	ON	ON	ON	ON*	ON
+5VS	System +5VS power rail	ON	ON	OFF	OFF	OFF
+3VL_RTC	RTC power	ON	ON	ON	ON	ON

Note : ON\* means that this power plane is ON only with AC power available, otherwise it is OFF






G3->S0

S0->S3


S3 ->S0

S0->S5



OMEN: TR DDI input from GPU for DP v1.4

OMEN eDP Output from GPU




联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2017/07/24		Deciphered Date	
2017/07/24		2018/08/24		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		CFL-H(1/8)DDI/eDP		Rev	
Size		Document Number		v0.1	
Custom		FPC54 LA-H482P		Date	
Friday, September 28, 2018		Sheet		6 of 100	

# CHANNEL-A

## Interleaved Memory




联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	CFL-H(2/8)DIMMA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number FPC54 LA-H482P
				Date	Friday, September 28, 2018
				Sheet	7 of 100

## CHANNEL-B

### Interleaved Memory



# 联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

To DGPU  
PEG Lane Reversed

To DGPU  
PEG Lane Reversed

from PCH DMI[0:3]: RX






to PCH DMI[0:3]: TX

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	CFL-H(4/8)PEG
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number FPC54 LA-H482P
				Date	Friday, September 28, 2018
				Sheet	9 of 100





GT  
55000mA (Hexa Core GT2)



联想 ASUS Acer msi 微软平板交  
换主板 微信 yangyang51241




Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date		2017/07/24	Deciphered Date	2018/08/24		Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						CFL-H(6/8)VCC CORE/GT		
						Size	Document Number	Rev
						Custom	FPC54 LA-H482P	v0.1
						Date:	Friday, September 28, 2018	Sheet 11 of 100




# 联想 ASUS Acer msi

## 微软平板交换主板


### 微信 yangyang51241



1. VccGT\_SENSE / VssGT\_SENSE Trace Length Match < 25 mils
2. Maintain 25-mil separation distance away from any other dynamic signals.
3. RC15, RC16 should be placed within 2 inches (50.8 mm) of CPU



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	CFL-H(7/8)VCCSA/VCCIO/VDDQ
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	FPC54 LA-H482P
				Date	Friday, September 28, 2018
				Sheet	12 of 100



联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2017/07/24	Deciphered Date	2018/08/24	Title
					CFL-H(8/8)GND/RSVD
					Size Custom
					Document Number
					FPC54 LA-H482P
					Date
					Friday, September 28, 2018
					Sheet 13 of 100

from/to CPU DMI[0:3]:RX/TX

Flex I/O Lane		HM370	
0	USB3.1 Gen1/Gen2	22	PCIe*, SATA 4
1	USB3.1 Gen1/Gen2	23	PCIe*, SATA 5
2	USB3.1 Gen1/Gen2	24	PCIe*
3	USB3.1 Gen1/Gen2	25	PCIe*
4	USB3.1 Gen1	26	PCIe*
5	USB3.1 Gen1	27	PCIe*
6	USB3.1 Gen1	28	PCIe*
7	USB3.1 Gen1	29	PCIe*
8	N/A		
9	N/A		
10	GBE		PCIe Port 5
11	N/A		
12	N/A		
13	N/A		
14	PCIe*, GbE		
15	PCIe*		
16	PCIe*, SATA 0A		
17	PCIe*, GbE, SATA 1A		
18	PCIe*, GbE, SATA 0B		
19	PCIe*, SATA 1B		
20	PCIe*		
21	PCIe*		

571182-CN-L-PCH-H-EDS-Rev2p2 P.198

Figure 26-1. Supported PCI Express\* Link Configurations

PCH-H Details		PCIe* Controller #1				PCIe* Controller #2				PCIe* Controller #3 Cycle Router #1				PCIe* Controller #4				PCIe* Controller #5 Cycle Router #3				PCIe* Controller #6 Cycle Router #2																																		
Flex I/O Lane #		6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29																															
PCIe* Lane #		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24																															
HM370	1x4									RP 9 SSD1				RP 13				SSD2 RP 17				TR RP 21																																		
	1x4 LR									RP 9				RP 13				RP 17				RP 21																																		
	2x2									RP 9		RP 11		RP 13		RP 15		RP 17		RP 19		RP 21		RP 23																																
	1x2+2x1									RP 9		RP 11		RP 12		RP 13		RP 15		RP 16		RP 17		RP 19		RP 20		RP 21		RP 23		RP 24																								
	2x1+1x2									RP 12		RP 11		RP 9		RP 16		RP 15		RP 13		RP 20		RP 19		RP 17		RP 24		RP 23		RP 21																								
QM370	4x1									RP 9		RP 10		RP 11		RP 12		RP 13		RP 14		RP 15		RP 16		RP 17		RP 18		RP 19		RP 20		RP 21		RP 22		RP 23		RP 24																
	1x4									RP 9				RP 13				RP 17				RP 21																																		
	1x4 LR									RP 9				RP 13				RP 17				RP 21																																		
	2x2									RP 5		RP 7		RP 9		RP 11		RP 13		RP 15		RP 17		RP 19		RP 21		RP 23																												
	1x2+2x1									RP 5		RP 7		RP 8		RP 9		RP 11		RP 12		RP 13		RP 15		RP 16		RP 17		RP 19		RP 20		RP 21		RP 23		RP 24																		
CM246	2x1+1x2									RP 8		RP 7		RP 5		RP 12		RP 11		RP 9		RP 16		RP 15		RP 13		RP 15		RP 20		RP 19		RP 17		RP 24		RP 23		RP 21																
	4x1									RP 5		RP 6		RP 7		RP 8		RP 9		RP 10		RP 11		RP 12		RP 13		RP 14		RP 15		RP 16		RP 17		RP 18		RP 19		RP 20		RP 21		RP 22		RP 23		RP 24								
	1x4									RP 5				RP 9				RP 13				RP 17				RP 21																														
	1x4 LR									RP 5				RP 9				RP 13				RP 17				RP 21																														
	2x2									RP 1		RP 3		RP 5		RP 7		RP 9		RP 11		RP 13		RP 15		RP 17		RP 19		RP 21		RP 23																								
CM248	1x2+2x1									RP 1		RP 3		RP 4		RP 5		RP 7		RP 8		RP 9		RP 10		RP 11		RP 12		RP 13		RP 14		RP 15		RP 16		RP 17		RP 18		RP 19		RP 20		RP 21		RP 22		RP 23		RP 24				
	2x1+1x2									RP 4		RP 3		RP 1		RP 8		RP 7		RP 5		RP 12		RP 11		RP 9		RP 16		RP 15		RP 13		RP 20		RP 19		RP 17		RP 24		RP 23		RP 21												
	4x1									RP 1		RP 2		RP 3		RP 4		RP 5		RP 6		RP 7		RP 8		RP 9		RP 10		RP 11		RP 12		RP 13		RP 14		RP 15		RP 16		RP 17		RP 18		RP 19		RP 20		RP 21		RP 22		RP 23		RP 24





The 30 HSIO lanes on PCH-H supports the following configurations:

- Up to 24 PCIe\* Lanes
  - A maximum of 16 PCIe\* Ports (or devices) can be enabled
  - When a GbE Port is enabled, the maximum number of PCIe\* Ports (or devices) that can be enabled reduces based off the following:
    - Max PCIe\* Ports (or devices) = 16 - GbE (0 or 1)
  - PCIe\* Lanes 1-4 (PCIe\* Controller #1), 5-8 (PCIe\* Controller #2), 9-12 (PCIe\* Controller #3), 13-16 (PCIe\* Controller #4), 17-20 (PCIe\* Controller #5), and 21-24 (PCIe\* Controller #6) can be individually configured
- Up to 6 SATA Lanes
  - A maximum of 6 SATA Ports (or devices) can be enabled
  - SATA Lane 0 has the flexibility to be mapped to Flex I/O Lane 16 or 18
  - SATA Lane 1 has the flexibility to be mapped to Flex I/O Lane 17 or 19
- Up to 10 USB 3.1 Ports (or devices) can be enabled
- Up to 4 GbE Lanes
  - A maximum of 1 GbE Port (or device) can be enabled
- Supports up to 3 Remapped (Intel Rapid Storage Technology) PCIe\* storage devices
  - x2 and x4 PCIe\* NVMe SSD
  - x2 Intel Optane\* Memory Device
- See the "PCI Express\* (PCIe)\*" chapter for the PCH PCIe\* Controllers, configurations and Intel Rapid Storage Technology PCIe\* storage support
- 6 SATA Lanes that can be used for Intel Rapid Storage Technology PCIe\* storage support
  - 6 SATA Lanes that can be used for Intel Rapid Storage Technology PCIe\* storage support
  - 6 SATA Lanes that can be used for Intel Rapid Storage Technology PCIe\* storage support
  - 6 SATA Lanes that can be used for Intel Rapid Storage Technology PCIe\* storage support
  - 6 SATA Lanes that can be used for Intel Rapid Storage Technology PCIe\* storage support
  - 6 SATA Lanes that can be used for Intel Rapid Storage Technology PCIe\* storage support
  - 6 SATA Lanes that can be used for Intel Rapid Storage Technology PCIe\* storage support



联想 ASUS 微软平板交换主板 微信 yangyang51241

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	PCH(1/8)DMI/PCIE/USB2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	FPC54 LA-H482P
				Date	Friday, September 28, 2018
				Sheet	14 of 100
				Rev	v0.1





PCH-H XTAL\_IN/OUT POR is 24MHz for 571697\_CN1\_MQW\_WW16\_2017.pdf





This signal has a weak internal pull-down.  
0 = 38.4/19.2MHz XTAL frequency selected.  
1 = 24MHz XTAL frequency selected. (DDX03)  
Notes:  
1. The internal pull-down is disabled after RSMRST# de-asserts.  
2. This signal is in the primary well.



An external pull-up or pull-down is required.  
0 = Integrated CNV1 enable.  
1 = Integrated CNV1 disable.  
Pulled down by CRF CNV1\_RGI\_DT pin




No support S91X



联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241









Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	PCH(2/8)CLK/CNV1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	FPC54 LA-H482P
				Date	Friday, September 28, 2018
				Sheet	15 of 100






联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

Security Classification		Compal Secret Data		Title	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Custom	FPC54 LA-H482P
				Date:	Friday, September 28, 2018
				Sheet	16 of 100



联想 ASUS Acer msi  
微软平板交换主板  
微信 yangyang51241



FOR Jefferson Peak RESET pin is glitch free, it is recommended that a pull-down resistor of 75K ohm on GPP\_D5(CNV\_RF\_RESET#)

SMB  
(link to DDR)  
SML1  
(link to EC, DGP1)


Near PCH side  
From ESD Team Request

Connect CPU & PCH

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2017/07/24				PCH(5/8)PMU/HDA/SMBUS			
Deciphered Date				2018/08/24				FPC54 LA-H482P			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size				Rev			
				Custom				v0.1			
				Date				Friday, September 28, 2018			
				Sheet				18 of 100			






Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>PCH(6/8)GPIO/I2C/UART/STRAP</b>	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. IN WRITER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	vol.
				<b>PFCS4 LA-H482P</b>	
Date:	Friday, September 28, 2018	Sheet	19	of	100



GPIO Group	Voltage
GPFA	LPC: 3.3V eSPI: 1.8V *
GPBB	3.3V
GPCC	3.3V
GPDD	1.8V for eOC_DMIC 3.3V for TR_DMIC *
GPPE	3.3V
GPFF	3.3V
GPGG	3.3V
GPHH	3.3V
GPPI	3.3V Only
GPJJ	1.8V Only
GPKK	3.3V Only

联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	PCH(8/8)GND/RSVD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number FPC54 LA-H482P
				Date: Friday, September 28, 2018	Sheet 21 of 100



PGM-08866-001\_v04

Table 13. Power Monitoring with OnSemi OVR-M

GPU	Component Values				
	R954	R924	R977	R923	R950
N18E-G3, N18E-G3 MAX-Q	6.49 kΩ	6.49 kΩ	169 Ω	169 Ω	243 kΩ
N18E-G2, N18E-G2 MAX-Q	6.49 kΩ	6.49 kΩ	191 Ω	191 Ω	243 kΩ
N18E-G1, N18E-G1 MAX-Q	6.49 kΩ	6.49 kΩ	287 Ω	287 Ω	243 kΩ
N18E-G0, N18E-G0 MAX-Q	6.49 kΩ	6.49 kΩ	287 Ω	287 Ω	243 kΩ

SD034649180, S RES 1/16W 6.49K ±1% 0402	N18E_G3@ R977	N18E_G3@ R923
SD000004200, S RES 1/16W 243K ±1% 0402	169 ±1% 0402	169 ±1% 0402
SD034287080, S RES 1/16W 287 ±1% 0402	SD034169080	SD034169080
SD034191080, S RES 1/16W 191 ±1% 0402		
SD034169080, S RES 1/16W 169 ±1% 0402	N18E_G2@ R977	N18E_G2@ R923
SD034750280, S RES 1/16W 75K ±1% 0402	191 ±1% 0402	191 ±1% 0402
	SD034191080	SD034191080
	N18E_G1_G1@ R977	N18E_G1_G1@ R923
	287 ±1% 040	287 ±1% 040
	SD034287080	SD034287080

PGM-08866-001\_v05  
Table 13. Power Monitoring with OnSemi OVR-M

GPU TGP	Component Values					
	R954, R924	R977, R923	R950	R953, R952	C841, C836	
150W+	649 Ω	169 Ω	243 kΩ	75 kΩ	1.0 nF	
115W to 130W	649 Ω	191 Ω	243 kΩ	75 kΩ	1.0 nF	
100W to 110W	649 Ω	221 Ω	243 kΩ	75 kΩ	1.0 nF	
75W to 90W	649 Ω	287 Ω	243 kΩ	75 kΩ	1.0 nF	
70W or lower	649 Ω	475 Ω	243 kΩ	75 kΩ	1.0 nF	

80W R977	115W@ R977	150W@ R977
287 ±1% 040	191 ±1% 0402	169 ±1% 0402
SD034287080	SD034191080	SD034169080
80W R923	115W@ R923	150W@ R923
287 ±1% 040	191 ±1% 0402	169 ±1% 0402
SD034287080	SD034191080	SD034169080


## CHANNEL-A

联想 ASUS Acer msi 微软平板交换主板 (Rev. 1.0) 微信 yangyang51241

REVERSE TYPE

## Interleaved Memory



## TOP: JDIMM1 CONN Non-ECC DIMM




SPD ADDRESS FOR CHANNEL A :  
WRITE ADDRESS: 0XA0  
READ ADDRESS: 0XA1  
SA0 = 0; SA1 = 0; SA2 = 0.  
DDR4 POR OPERATING SPEED: 1867 MT/S  
STRETCH GOAL IS 2133 MT/S

Layout Note:  
Place near JDIMM1.257,259





Layout Note:  
Place near JDIMM1.258




Layout Note:  
PLACE THE CAP near JDIMM1. 164





Layout Note:  
Place near JDIMM1



For ECC DIMM



PLACE NEAR TO SODIMM



VREF traces should be at least 20 mils wide with 20 mils spacing to other signals




# CHANNEL-B

17.3"=>Reverse TYPE ( 8 mm)

## Interleaved Memory

TOP: JDIMM2 CONN Non-ECC DIMM





PLACE ALL THE BELOW RESISTORS CLOSE TO SODIMM


SPD ADDRESS FOR CHANNEL B :  
WRITE ADDRESS: 0XA4  
READ ADDRESS: 0XA3  
SA0 = 0; SA1 = 1; SA2 = 0.  
DDR4 POR OPERATING SPEED: 1867 MT/S  
STRETCH GOAL IS 2133 MT/S

Layout Note:  
Place near JDIMM2.257,259




Layout Note:  
Place near JDIMM2.258




Layout Note:  
PLACE THE CAP WITHIN 200 MILS  
FROM THE JDIMM2



Layout Note:  
Place near JDIMM2




For ECC DIMM



VREF traces should be at least 20 mils wide with 20 mils spacing to other signals

Security Classification			Compal Secret Data			Compal Electronics, Inc.		
Issued Date			Deciphered Date			Title		
2017/07/24			2018/08/24			DDRIV CHB: DIMM0		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size			Document Number		
						FPC72 LA-H492P		
						Date: Friday, September 28, 2018		
						Sheet 24 of 100		

During cold reset, the GPU PCIe Error signal should not be disconnected from the Board. Even when it is disconnected as described in [Board Setup](#), it should be connected.





to miniDP CONN

DP(to Titan Riadage)

Raptor


联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

Table 9.1 PCB Display Link Summary (Q84B-256 packages)


Digital Display Link	Dual-Link DVI	HDMI	DP	DisplayPort	USB-C
IFPA (Link A)	✓ (Dual Link with IFPB)				
IFPB (Link B)	✓ (Dual Link with IFPA)				
IFPC (Link C)		✓	✓	✓	
IFPD (Link D)		✓	✓	✓	
IFPE (Link E)					✓
IFPF (Link F)					
IFPG (Link G)					
IFPH (Link H)					
IFPI (Link I)					
IFPJ (Link J)					
IFPK (Link K)					
IFPL (Link L)					
IFPM (Link M)					
IFPN (Link N)					
IFPO (Link O)					
IFPP (Link P)					
IFPQ (Link Q)					
IFPR (Link R)					
IFPS (Link S)					
IFPT (Link T)					
IFPU (Link U)					
IFPV (Link V)					
IFPW (Link W)					
IFPX (Link X)					
IFPY (Link Y)					
IFPZ (Link Z)					

Table 9.3 Display Link Power Rail Applicability

Display Link Rail	Link A	Link B	Link C	Link D	Link E	Link F
IFP_OVDD	min	✓	✓	✓	DP(typeC)	✓
IFPB_PLLVDD	min	✓	✓	✓	DP(typeC)	✓
IFPCD_PLLVDD	min	✓	✓	✓	DP(typeC)	✓
IFPEF_PLLVDD	min	✓	✓	✓	DP(typeC)	✓





联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	N18E-G3(3/8) eDP,HDMI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Friday, September 28, 2018
				Sheet	27 of 100
				Rev	0.1

# 联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Declassified Date	2017/12/31	Title	N18E-G3(5/8) Power
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINED HEREIN MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	0.1
				Date	2017/11/23
				Sheet	25 of 100





Compal

Confidential

Information

Review





Table 12.5 SMB ALT\_ADDR, DEVID\_SEL, PCIE\_CFG, VGA\_DEVICE

Strap Pins	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
STRAP5	L	L	L	L
STRAP4	L	L	L	L
STRAP3	L	L	L	L
STRAP2	L	L	L	L
STRAP1	L	L	L	L
STRAP0	L	L	L	L

RVL-08928-001_v03	N18E G3	N18E G2	N18E G1	(MSB) Strap2	(LSB) Strap1	(MSB) Strap0	(LSB) Strap5	(MSB) Strap4	(LSB) Strap3	ROM_SO	ROM_SI	ROM_SCLK	Note
Micron MT61K256M32JE-14:A (0x1)	V	V	TBD	PD 100kOhm	PD 100kOhm	PU 100kOhm	PU 100kOhm	PD 100kOhm	PU 100kOhm	PD 10kOhm	PD 100kOhm	PD 100kOhm	Support G-SYNC, GPU output eDP
Samsung K4Z803258C-HC14 (0x0)	V	V	TBD	PD 100kOhm	PD 100kOhm	PD 100kOhm	PU 100kOhm	PD 100kOhm	PU 100kOhm	PD 10kOhm	PD 100kOhm	PD 100kOhm	Support G-SYNC, GPU output eDP
Hynix H56C8H24MJR-52C (0x2)	V	V	TBD	PD 100kOhm	PU 100kOhm	PD 100kOhm	PU 100kOhm	PD 100kOhm	PD 100kOhm	PD 10kOhm	PD 100kOhm	PD 100kOhm	Support G-SYNC, GPU output eDP
TBD													

Note: GPU Discrete or Hybrid impact Strap3~Strap5 design

Table 1. N18E-G3 GDDR6 Recommended Memories

Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	2Chx256Mx16	1.25V and 1.35V <sup>2</sup>	Samsung	K4Z803258C-HC14	C-die	0x0	14 Gbps	N/A	Full	Production candidate

Table 2. N18E-G2/G1 GDDR6 Recommended Memories

Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	2Chx256Mx16	1.25V and 1.35V <sup>2</sup>	Micron	MT61K256M32JE-14:A	A-die	0x1	14 Gbps	N/A	Full	Production candidate
			Samsung	K4Z803258C-HC14	C-die	0x0	14 Gbps	N/A	Full	Production candidate

Table 3. N18E-G0 GDDR6 Recommended Memories



Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	2Chx256Mx16	1.25V and 1.35V <sup>2</sup>	Micron	MT61K256M32JE-14:A	A-die	0x1	14 Gbps	N/A	Full	Production candidate
			Samsung	K4Z803258C-HC14	C-die	0x0	14 Gbps	N/A	Full	Production candidate

\*DVS is required. WCK: TBD

Table 12.3 RAMCFG

Strap Pins	STRAP2	STRAP1	STRAP0	RAMCFG Setting Number
L	L	L	L	0 (0x0000)
L	L	L	H	1 (0x0001)
L	L	H	L	2 (0x0002)
L	L	H	H	3 (0x0003)
L	H	L	L	4 (0x0004)
L	H	L	H	5 (0x0005)
L	H	H	L	6 (0x0006)
L	H	H	H	7 (0x0007)
H	L	L	L	8 (0x0008)
H	L	L	H	9 (0x0009)
H	L	H	L	10 (0x000A)
H	L	H	H	11 (0x000B)
H	H	L	L	12 (0x000C)
H	H	L	H	13 (0x000D)
H	H	H	L	14 (0x000E)
H	H	H	H	15 (0x000F)
H	M	L	M	16 (0x0010)
H	M	L	L	17 (0x0011)
H	M	L	H	18 (0x0012)
H	M	H	L	19 (0x0013)
H	M	H	H	20 (0x0014)
H	M	M	L	21 (0x0015)
H	M	M	H	22 (0x0016)
H	M	M	M	23 (0x0017)
H	M	M	M	24 (0x0018)
H	M	M	M	25 (0x0019)
M	M	M	M	26 (0x001A)

N18E CS# add 330ohm




Raptor: change to follow 2018 VX SJ10000UI00  
P/N: SJ10000UI00 (S CRYSTAL 27MHZ 10PF XRCGB27M000F2P18R0)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/11/23	Deciphered Date	2017/12/31	Title	N18E-G3(7/8) Strap.ROM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPANY OR DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				EH78F M/B LA-G161PR01	Rev 0.1
				Date	Friday, September 28, 2018
				Sheet	31 of 100

联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241


+1.0VSDGPU  
RG2996 1 @ 2 0 0603 5%



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2017/11/23	Deciphered Date	2017/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					N18E-G3(8/8) NVLINK		
					Size	Document Number	Rev
					EH78F M/B LA-G161PR01		6.1
Date:				Friday, September 28, 2018	Sheet	32 of 100	




**1\_A#1**




4\_B#2

3\_B#1


Checkpoint 0723 update  
use GDDR6 internal PD.1k to GND




Right under DRAM




Close to DRAM




around DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM




Close to DRAM



Close to DRAM











Close to DRAM



Close to DRAM





6\_C#2

5\_C#1



Security Classification	Compal Secret Data	Declassified Date	2017/12/31
Issued Date	2017/12/31	Declassified Date	2017/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. ANY REPRODUCTION OR DISSEMINATION OF THIS SHEET WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. IS STRICTLY PROHIBITED.			
Ym <b>N18E-GDDR6 C</b>		Ym <b>EH78F M/B LA-G161P001</b>	
Date		Date	

联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241


[illegible][illegible]

# 1




No Reserved NV Sequence IC: SILEGO GreenPAK  
SA0000B9H00, S IC SLG4U41989VTR STQFN 20P LOGIC SOC

## +3VS/+3VSDGPU



## +1.8VALW to +1.8VSDGPU\_AON & +1.8VSDGPU\_MAIN




## 1.8VSDGPU\_EN\_FGC6


## For Power down sequence

## +3VSD\_GPU discharge if need

## 3VSDGPU\_EN\_GC6




follow PWR Net Name  
+1.8V/+3.3V level




DG-08780-001\_v02

Figure 5.5 Example of Power Sequencing (GPU rails shown)




DG-08780-001\_v02 Figure 5.6 Power-Up Sequence





DG-08780-001\_v02

Figure 5.7 Power-Down Sequence









- from GPU(1P#D)
- <27> GPU\_EDP\_AUXP CV7 1 2 1U 0402 16V7K EDP\_AUXP\_C
  - <27> GPU\_EDP\_AUXN CV8 1 2 1U 0402 16V7K EDP\_AUXN\_C
  - <27> GPU\_EDP\_TXP0 CV9 1 2 1U 0402 16V7K EDP\_TXP0\_C
  - <27> GPU\_EDP\_TXN0 CV10 1 2 1U 0402 16V7K EDP\_TXN0\_C
  - <27> GPU\_EDP\_TXP1 CV11 1 2 1U 0402 16V7K EDP\_TXP1\_C
  - <27> GPU\_EDP\_TXN1 CV12 1 2 1U 0402 16V7K EDP\_TXN1\_C
  - <27> GPU\_EDP\_TXP2 CV13 1 2 1U 0402 16V7K EDP\_TXP2\_C
  - <27> GPU\_EDP\_TXN2 CV14 1 2 1U 0402 16V7K EDP\_TXN2\_C
  - <27> GPU\_EDP\_TXP3 CV15 1 2 1U 0402 16V7K EDP\_TXP3\_C
  - <27> GPU\_EDP\_TXN3 CV16 1 2 1U 0402 16V7K EDP\_TXN3\_C

## Camera




## eDP












Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				LA-F842P
				Rev
				v0.1
				Date
				Friday, September 28, 2018
				Sheet
				38 of 100





I2C Programming or pin strap programming select.  
I2C is only disable when this pin is '0'  
0 : Pin Strap(I2C disable)(Default)  
R : TI test mode(I2C enable at 3.3V)  
F : I2C enabled at 1.8V  
1 : I2C enabled at 3.3V



I2C Programming or pin strap programming select.  
I2C is only disable when this pin is '0'  
0 : Pin Strap(I2C disable)(Default)  
R : TI test mode(I2C enable at 3.3V)  
F : I2C enabled at 1.8V  
1 : I2C enabled at 3.3V




## DP++ and isolated circuit





OE#	S	INPUT/OUTPUT A	Function
L	L	B1	A=B1 (0:DP)
L	H	B2	A=B2 (1:HDN)
H	X	Z	NC

0921 change souce to +3VALW, CTRL to SUSP#

Security Classification	Compal Secret Data			Title			Compal Electronics, Inc.		
Issued Date	2017/11/23	Deciphered Date	2018/06/61	mDP redriver (TDSB546)					
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPANY OR DISCLOSED TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev			
Date	Friday, September 28, 2018			FCP54 LA-4482P	v01.1				
				Sheet	38	of 100			



## HDMI2.0 RT/RD



联想 ASUS Acer msi 微软平板交换主板

微信 yangyang51241

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issue Date		Deciphered Date		Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FPC54 LA-H482P		
				Size	Document Number	Rev
				Cuspm		
Date:		Friday, September 28, 2018		Sheet	40	of 100

联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

TBD: Empty Page

联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Custom FPC54 LA-H482P	Rev v0.1
				Date: Friday, September 28, 2018	Sheet 41 of 100


Copyright

1012 check Ti if need

0 = GPIO mode (I2C disabled)

I2C Programming or pin strap programming select.  
I2C is only disable when this pin is '0'  
0 : Pin Strap(I2C disable)(Default)  
R : TI test mode(I2C enable at 3.3V)  
F : I2C enabled at 1.8V  
1 : I2C enabled at 3.3V

Copy from "EH78F\_LA-G161PR01\_0810\_P.42"





Compal

Confidential

for

IT

Review

TBD: Empty Page

联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Custom FPC54 LA-H482P	Rev v0.1
				Date: Friday, September 28, 2018	Sheet 43 of 100

联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom	v0.1
				Date	Friday, September 28, 2018
				Sheet	44 of 100

联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	FPC54 LA-H482P
				Custom	Rev v0.1
				Date	Friday, September 28, 2018
				Sheet	45 of 100

联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Custom FPC54 LA-H482P	Rev v0.1
				Date: Friday, September 28, 2018	Sheet 46 of 100


联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

TBD: Empty Page


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Custom FPC54 LA-H482P	Rev v0.1
				Date: Friday, September 28, 2018	Sheet 47 of 100









联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

Security Classification		Compal Secret Data		 <b>Compal Electronics, Inc.</b>	
Issued Date	2017/06/26	Deciphered Date	2018/06/26	Title	<b>P05-Thunderbolt Titanrid (2/2)</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	<b>FPC54 LA-H482P</b>
				Date:	Friday, September 28, 2018
				Sheet	49 of 100



**Table 8. iPC Default Unique Address I2C2 - Port 1**

Default iPC Unique Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	1	1	1	0	0	0	0	R/W

Note 1: Any bit is maskable for each port independently, providing firmware override of the iPC address.

**Table 9. iPC Default Unique Address I2C2 - Port 2**

Default iPC Unique Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	1	1	1	0	0	0	0	R/W

Note 1: Any bit is maskable for each port independently, providing firmware override of the iPC address.

**Table 7. iPC Default Unique Address I2C1 - Port 2**

Default iPC Unique Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	1	0	0	0	0	0	0	R/W

Note 1: Any bit is maskable for each port independently providing firmware override of the iPC address.







Figure 37. iPC Address Divider

Table 10 lists the external divider needed to set bits [3:1] of the iPC Unique Address.


Table 10. iPC Address Selection

DIV = R2/(R1+R2) <sup>(1)</sup>		iPC UNIQUE ADDRESS [3:1]	
DIV_min	DIV_max	I2C_ADDR_DECODE_C1	I2C_ADDR_DECODE_C2
0.00	0.18	000b	100b
0.20	0.38	001b	101b
0.40	0.58	010b	110b
0.60	1.00	011b	111b

(1) External resistor tolerance of 1% is required. Resistor values should be chosen to yield a DIV value centered nominally between listed MIN and MAX values.




联想 ASUS Acer msi 微软平板交  
换主板 微信 yangyang51241




CL9, CL20 close to UL1 Pin 11  
CL5 & CL19 close to UL1: Pin 32  
Note: CL19/CL20 are reserved for surge test

CL10& CL16 close to UL1: Pin 23

+LAN\_VDD\_3V3 Rising time (10~90%)  
need>0.5ms and <100ms




CL8, CL23 close LL2.  
CL26 close UL1 Pin 3.  
CL12 close UL1 Pin 8.  
CL13 - CL15 close UL1 Pin 22.  
CL11, CL27 close UL1 Pin 30.





+LAN\_VDD\_3V3=40mil  
+VDDREG=40mil  
+LAN\_REGOUT=60mil


#### SP050005L00 Footprint





Main Source : SCA00004300  
2nd Source : SCA00000T00  
3rd Source : SC600001600



Main Source : SC300006000  
2nd Source : SC300001G00  
3rd Source : SC300003500



PIR1.40




Main Source : SCA00004300  
2nd Source : SCA00000T00  
3rd Source : SC600001600


联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

Security Classification	Compal Secret Data	Document Number	LAN 8151/8166 CR RTS5238
Issued Date	2017/07/24	Deciphered Date	2018/08/24
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Size	Document Number	Rev	v0.1
Date	Friday, September 28, 2018	Sheet	51 of 100

# WLAN KEY-E



联想 ASUS Acer msi 微软平板交换主板  
 微信 yangyang51241



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				WLAN-BT
				Size
				Document Number
				FPC54 LA-H482P
				Date
				Friday, September 28, 2018
				Sheet
				52 of 100



联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Custom FPC54 LA-H482P	Rev v0.1
				Date: Friday, September 28, 2018	Sheet 53 of 100

联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241




TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Custom FPC54 LA-H482P	Rev v0.1
				Date: Friday, September 28, 2018	Sheet 54 of 100



联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Custom FPC54 LA-H482P	Rev v0.1
				Date: Friday, September 28, 2018	Sheet 55 of 100



	RA16		RA17		RA74
OMEN_15	@	0_ohm	@		
OMEN_17	100K	200K	100K		



Audio jack must be plastic without conductive coatings (no chrome)  
Individual Audio Jack for Headphone & Microphone






Audio Jack pin configuration:


Combo Jack (Headset / Headphone compatible)

Tip = Left  
1st ring = Right  
2nd ring = Ground  
Sleeve = Mono microphone

Microphone Jack (Milos/Santorini Only)

Tip = Left  
Ring = Right  
Sleeve = Ground










COMPAL


+3VALW\_EC <25,58,82>  
+5VS <37,38,39,40,56,63,67,78,96>

### OMEN New ESB CLK&DAT for Extend I/O


Some EC GPIO maybe change to extend IO control:TBD



Some EC GPIO maybe change to extend IO control:TBD



- 1. USB\_CTL1(GPIO4B Pin84),
- 2. USB\_CTL2(GPIO3F Pin72),
- 3. USB\_CTL3(GPIO1D Pin38),
- 4. USB\_CHARGE\_EN(GPIO1A Pin36),
- 5. GPU\_OVERT(GPIO19 Pin19) => DPF50 NO USE
- 6. LAN\_PWR\_EN(GPIO4D Pin66),
- 7. WL\_PWR\_EN\_EC(GPIO61 Pin98),
- 8. DCHG\_I(GPIO40 Pin73) => DPF50 NO USE
- 9. USB\_ON(GPIO37 Pin121),
- 10. LED : 5 Pin.



联想 ASUS Acer msi

微软平板交换主板

微信 yangyang51241


Review

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	Extend I/O
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	FPC54 LA-H482P
				Rev	v0.1
				Date	Friday, September 28, 2018
				Sheet	59 of 100




联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Custom FPC54 LA-H482P	Rev v0.1
				Date: Friday, September 28, 2018	Sheet 60 of 100



<b>Compal Electronics, Inc.</b>			
Title			
<b>SMBus Block Diagram</b>			
Size	Document Number		Rev
Custom	<b>FPC54 LA-H482P</b>		v0.
Date:	Friday, September 28, 2018	Sheet	61 of 100




default bypass


set RE7 to 10k / output = 1.875mA (TBD)

联想 ASUS Acer msi  
微软平板交换主板  
微信 yangyang51241

- PIN20:NC
- PIN19:NC
- PIN18:NC
- PIN17:NC
- PIN16:R4
- PIN15:G4
- PIN14:B4
- PIN13:R3
- PIN12:G3
- PIN11:B3
- PIN10:VCC
- PIN9:VCC
- PIN8:VCC
- PIN7:VCC
- PIN6:B2
- PIN5:G2
- PIN4:R2
- PIN3:B1
- PIN2:G1
- PIN1:R1










Pin Assignment and Description

Pin#	Signal	I/O	Description
1	VDD_3.3V	Power	3.3V +/-5% Power ripple: 100 mVpp max. Power sequence: See section 4.6.
2	PS2_DATA	I/O	PS2 data
3	PS2_CLK	I/O	PS2 clock
4	GND	GND	Ground
5	SMB_CLK	I/O	SMBUS clock $I_{low}$ or $I_{pull}$ : 8 mA max.
6	SMB_DATA	I/O	SMBUS data. $I_{low}$ or $I_{pull}$ : 8 mA max.
7	/INT (/ATTN)	O	For SMBus application, low active, indicates touchpad likes to send data to system (host) if go low.
8	LID_CLOSE (TP Disable/Enable)	I	Enable or disable touchpad, low active Low: Disable TP High: Enable TP



联想 ASUS Acer  
msi 微软平板交换主  
板 微信  
yangyang51241

联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

TBD: Empty Page


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Custom FPC54 LA-H482P	Rev v0.1
				Date: Friday, September 28, 2018	Sheet 64 of 100

联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Custom FPC54 LA-H482P	Rev v0.1
				Date: Friday, September 28, 2018	Sheet 65 of 100


# TPM2.0





# ACCELEROMETER ST Micro HP2DC

Table 12. SAD+Read/Write patterns

Command	SAD[6:1]	SAD[0] = SA0	R/W	SAD+R/W
Read	010100	0	1	01010001 (51h)
Write	010100	0	0	01010000 (50h)
Read	010100	1	1	01010011 (53h)
Write	010100	1	0	01010010 (52h)





# CPU THERMAL SENSOR



Security Classification	Compal Secret Data		Title	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				TPM&Thermal&G-sensor
Document Number	FPC54 LA-H482P			Rev v0.1
Date:	Friday, September 28, 2018	Sheet	66	of 100

联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241




3	2	1
---	---	---

联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

Review



## Only support PCIe & Optane



#### 36.3.2.4 AC Capacitor General Guidelines for M.2 SSD Storage Routing on SATA / PCI Express\* Multiplexed Ports

The following table summarizes the AC capacitor requirements on the motherboard when using the SATA/PCIe\* multiplexed ports.

**Note:** When SATA and PCIe\* are muxed, always route according to SATA design guidelines. SATA does not support signal polarity reversal and does not support lane reversal.

39	GND	Return Current Path	40
40	<b>DATA</b> <b>DP00000K950</b>	<b>ROSENAT-1285-1006 F1006 0911</b>	
41	<b>TXP</b>	Transmitter Differential Signal Pair	42
43	<b>TXN</b>	Transmitter Differential Signal Pair	44
45	GND	Return Current Path	46
47	<b>RXN</b>	Receiver Differential Signal Pair	48
49	<b>RXP</b>	Receiver Differential Signal Pair	50
51	GND	Return Current Path	52

39	GND	PCIE_MVMe_DD090000NU90_MZVLV1YTOHML-000H1_F73H1Q1_QFH	
41	PETn0	PCIE TX	42 N/C
43	PETn0	PCIE TX	44 N/C
45	GND	Return current path	46 N/C
47	PERn0	PCIE Rx	48 N/C
49	PERp0	PCIE Rx	50 PERST#
51	GND	Return current path	52 CLKREQ#

[illegible]

- Added 4 new PCIe 3.0 lanes versus KBL-H platform.
- GbE LAN removed from lane 10 and SATA P0/P1 option moved from lanes 15/16 to 19/20 to better balance PHY clocking.

Intel® RST for PCIe Storage port configurable as M.2 x2/x4

联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51211

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/09/07	Deciphered Date	2020/09/07	Title	M.2 SSD/HDD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				FPC54 LA-H482P	v0.1
Date:	Friday, September 28, 2018	Sheet	68	of	100

联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Custom FPC54 LA-H482P	Rev v0.1
				Date: Friday, September 28, 2018	Sheet 69 of 100

联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	FPC54 LA-H482P
				Custom	Rev v0.1
				Date	Friday, September 28, 2018
				Sheet	70 of 100

Compal

Onfile

Copy from Cocoa LS-C492PR10

2014-10-13: Change Correct Power Net Name  
B+ => +19VB  
2014-10-21: Change from single load switch back to MOS.  
Load Swtich have body diode will leakage from out to in.

2014-10-20: Change USB\_IN\_STATUS# PU to +3VL  
(same power level as EC)

2014-10-20: Change USB\_IN\_STATUS# PU to +3VL  
(same power level as EC)  
Pixar PV# 2013.01.07 Change  
+VL to B+ to prevent leakage

To IO Board

联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	USB Charger
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	FPC54 LA-H482P
				Date	Friday, September 28, 2018
				Sheet	71 of 100

联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	FPC54 LA-H482P
				Custom	Rev v0.1
				Date	Friday, September 28, 2018
				Sheet	72 of 100





TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	FPC54 LA-H482P
				Custom	Rev v0.1
				Date	Friday, September 28, 2018
				Sheet	74 of 100

联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT TO ANY OTHER DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom	v0.1
				Date	Friday, September 28, 2018
				Sheet	75 of 100

联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241



TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	FPC54 LA-H482P
				Custom	Rev v0.1
				Date	Friday, September 28, 2018
				Sheet	76 of 100


Confidential

Confidential


+3V\_LID <20.58,63.83>  
+3VL <20.50,58.63,68.71,78.83,84.85>  
+5VALW <25.37,38.50,56.62,71.73,78.85,86.88,89,92,93,94,97,98>  
+12VS <97>  
+3VS <10,15,16,17,18,19,22,23,24,25,37,38,40,42,48,49,51,56,57,58,66,67,68,71,78,88,92,94,95>




FAN1 conn




FAN2 conn



Screw Hole



CPU/GPU bracket



Fiducial Mark



联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241





Review

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2017/07/24	Deciphered Date	2018/08/24	Title
					IO CON
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINED HEREIN MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
		Customer		Document Number	Rev
				FPC54 LA-H482P	v0.1
		Date		Friday, September 28, 2018	Sheet 77 of 100


COMPAL

CONFIDENTIAL

REVIEW



- +3VALW <14.18,20.39,48,49,50,51,52,58,63,66,71,85,86,87,91,92,94,95>
- +5VALW <25.37,38,50,56,62,71,73,77,85,86,88,89,92,93,94,97,98>
- +3VS <10,15,16,17,18,19,22,23,24,25,37,38,40,42,48,49,51,56,57,58,66,67,68,71,77,88,92,94,95>
- +5VS <37,38,39,40,56,59,63,67,96>
- +1.05VALW <20.87>
- +1.8VALW <20.37,87.92>
- +1.05V\_VCCSTU <12>
- +1.8VS <25.56,57>
- +3V\_PCH\_PRIM <14,15,16,18,19,20,67,68,87>
- +3V <20,50,58,63,66,71,77,83,84,85>
- +3V\_SMBUS <58>
- +1.05VS\_VCCSTG <10,12>
- +1.2V\_VDDQ\_CPU <12>



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC INTERFACE	
				Size	Document Number
				FPC54 LA-H482P	
				Date	Friday, September 28, 2018
				Sheet	78 of 100




TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Custom FPC54 LA-H482P	Rev v0.1
				Date: Friday, September 28, 2018	Sheet 79 of 100

联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241




TBD: Empty Page

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/07/24	Deciphered Date	2018/08/24	Title	TBD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Custom FPC54 LA-H482P	Rev v0.1
				Date: Friday, September 28, 2018	Sheet 80 of 100



联想 ASUS Acer msi 微软平板交换主板  
微信 yangyang51241

联想 ASUS Acer msi  
微软平板交换主板 微信 yangyang51241



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/12/1	Deciphered Date	2020/08/24	Title	DC Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Friday, September 28, 2018
				Sheet	82 of 100
				Rev	0.1



联想 ASUS Acer msi  
微软平板交换主板  
微信 yangyang51241

CCLIM(WOCP): 9.38A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/12/1	Deciphered Date	2020/08/24	Title	Charger
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				Date: Friday, September 28, 2018	Sheet 84 of 100




联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241


联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/12/1	Deciphered Date	2020/08/24	3VALW/5VALW
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1
Date:	Friday, September 28, 2018	Sheet	85	of 100





联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/12/1	Deciphered Date	2020/08/24	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number
				Date	Friday, September 28, 2018
				Sheet	87 of 100
				Rev	0.1

联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241



Security Classification		Compal Secret Data		Title	
Issued Date	2018/12/1	Deciphered Date	2020/08/24	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Friday, September 28, 2018
				Sheet	88 of 100

VCORE

VCCORE  
H82 ICCMAX:140A  
H82 OCP:168A  
H62 ICCMAX:128A  
H62 OCP:168A  
H42 ICCMAX:86A  
H42 OCP:103A  
LL:1.8mohm  
FSW:600kHz

VCCGT  
ICCMAX:32A  
OCP:48A  
LL:2.7mohm  
FSW:600kHz

VCCSA  
ICCMAX:11.1A  
OCP:17.6A  
LL:10.3mohm  
FSW:600kHz




联想 ASUS Acer msi 微软平板交换主板 微信  
yangyang51241

Security Classification	Compal Secret Data			Title		Compal Electronics, Inc.	
Issued Date	2018/12/1	Deciphered Date	2020/08/24				
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETITIVE DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				System	Friday, September 28, 2018	Sheet	89 of 108

HA2 1A  
220u \* 1  
22u \* 19  
1u \* 24  
H62 1A  
330u \* 1  
22u \* 19  
1u \* 24  
H82 1A  
330u \* 2  
22u \* 19  
1u \* 48  
10u \* 42


GT  
330u \* 2  
22u \* 18  
1u \* 12

SA  
22u \* 10  
1u \* 1





Security Classification		Compal Secret Data		Title	
Issued Date	2018/7/21	Decrypted Date	2020/09/24	Document Number	VCORE Decoupling
THIS SHEET OF ENGINEERING DRAWING IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date	File No.	Revision	28. 2018	Sheet	90 of 100









Security Classification		Compal Secret Data		Title	
Issued Date	2018/12/1	Deciphered Date	2020/08/24	VCCIO	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.1
				Date:	Friday, September 28, 2018
				Sheet	91 of 100


[illegible]

Security Classification		Compal Secret Data		<div></div> <b>Compal Electronics, Inc.</b>	
Issued Date	2018/12/1	Deciphered Date	2020/08/24	Title	<b>VGA CORE</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Friday, September 28, 2018







联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241



联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

Security Classification	Compal Secret Data					
Issued Date	2018/12/1	Deciphered Date	2020/08/24	Title	+1.0VSDGPUP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				B		0.1
				Date:	Friday, September 28, 2018	Sheet 95 of 100


联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241



联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/12/1	Deciphered Date	2020/08/24	Title	+3V_IRCAM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				Date: Friday, September 28, 2018	Sheet 96 of 100





Security Classification			Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/12/1	Deciphered Date	2020/08/24	Title	<b>+12VS</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom		0.1
				Date:	Friday, September 28, 2018	Sheet 97 of 100

联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241



联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/12/1	Deciphered Date	2020/08/24	Title	INVPWR B++
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 0.1
				Date: Friday, September 28, 2018	Sheet 98 of 100

联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/12/1	Deciphered Date	2020/08/24	Title	PIR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev 0.1
				Date:	Friday, September 28, 2018	Sheet 99 of 100

联想 ASUS Acer msi 微软平板交换主板 微信 yangyang51241

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/12/1	Deciphered Date	2020/08/24	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Reserve for PWR	
				Size B	Document Number
Date: Friday, September 28, 2018		Sheet 100 of 100			